Jump to content


  • Posts

  • Joined

  • Last visited

  • Days Won


Mtemal last won the day on October 16 2021

Mtemal had the most liked content!

Recent Profile Visitors

The recent visitors block is disabled and is not being shown to other users.

Mtemal's Achievements


Explorer (4/14)

One Month Later Week One Done Dedicated Collaborator Rare Conversation Starter Rare

Recent Badges



  1. @Scott Robison It's pretty cool that @Frank van den Hoef decided to release the vera-module under the MIT license. As for production of the X16/X8.. I think it's stalled until world events stabilize. The ICE40UP5k is still unobtainium with mouser showing ship dates in September of 2022. 6,804 Expected 9/6/2022 14,000 Expected 9/12/2022
  2. It’s been over a month since I’ve kicked off this thread. Has anyone built the X8 at this point? Is there a Pi image that runs the X16/X8 to the point where it’s usable? I can run VICE or combian on a pi. Where is the support for this hypothetical computer at this state?
  3. @oldrooster, bga or not anything physical at this point would be great. Perifractic’s case and keyboard design were great step in the right direction and I wish it were economically practical to pull that off. I think this is a very similar example of Apple’s early days where they struggled to differentiate themselves from the masses. To me it’s cool seeing the emulation based advancements but it would be awesome to fire up a physical machine that’s dedicated to the task instead of a multipurpose general computing product. The X8 concept isn’t fully X-16 “compatible “ but until FPGA price points and availability line up with aspirations everything will still stay conceptual. I would love to have a raspberry pi pico 65c02 ROM that could run with a NON FPGA VERA simply because of the difficulty in acquiring FPGAs at this point.
  4. The X8 is a great stepping stone and I hope we see it come to light
  5. @Wavicle thank you for clarifying that. I was hoping for a clever way to use a BGA package without having to increase the complexity of the PCB layer. I think the external SRAM would be needed if the decided to try and pursue a single ICE40UP solution but with a dual ICE40UP it should be possible without an SRAM. The problem comes down to cost. Prior to the chip shortage the ICE40UP was less than $7.00 a chip, I wonder how high the markup will be when the chips slowly start being available again.
  6. @EMwhite I’m not sure if imaginary is the right term. The prototypes exist. The PCB and FPGA files that are available should allow someone to build their own X8 if they have the parts in the BOM. I would be surprised if there isn’t someone running the “X8” on another FPGA solution considering that the Verilog files are in the FPGA folder.
  7. @Tatwi There’s a post from the creator of the PE6502 who recommended the same approach:
  8. I’ve been looking into the Lattice FPGA’s and I think the best step is an 8K type. I think the ICE40HX8K-CB132 is probably a good candidate that will have enough room for a full X-16 FPGA. I dunno if It’s going to require an external RAM chip to handle the X16 banking. I found an introductory course on FPGA’s to familiarize my self with this tech: http://www.ee.ic.ac.uk/pcheung/teaching/ee2_digital/
  9. @ Tatwi ”Anyway, the low price point, compatibility with the X16, and a simple "plug and play" setup, when combined with being The 8 Bit Guy's computer, there is the potential that the userbase would grow from a small number of people with a specific interest into a large group of people who have all manner of interests and capacities.” I think it’s dangerous for the project to pursue price out the gate. The X16 community and dedication to building a new non compatible platform is what makes it special. If the pursuit was cost differentiation then the team would have reduced the X8/X18 FPGA to just be a “compatible” 6502 project like the MiSTer. Instead what we have seen is a dedication to the platform and it’s unique quirks. The development on the X16 emulator alone is one hell of a thing to take note of.
  10. Thanks for the clarification. I like Chip & Dip because it’s easy for me to associate the FPGA variant vs the Physical (PRO) model.
  11. Bruce, with the different tiers “P,E,C” I honestly don’t know what’s what anymore. I dunno which X16 variant ties to the Chip & Dip but it’s pretty clear what the Chip & Dip is vs the FPGA.
  12. And that's the frustrating bit when i comes to deciphering what's next. We don't know if they decided to completely abandon the X8 but it seems like the end goal is the X16 FPGA. Regardless it seems clear that we can expect an FPGA solution before the chip & dip
  13. Exactly. You have to recognize genius when you see it. The VERA / X8 FPGA is an incredible work of art by @Frank van den Hoef. What an excellent gift to the community.
  14. I think its really cool that Frank used STM32F7 MCU in the design to act as a programmer for the ICE40UP5k FPGA. Really clever design. I used STM32F7 MCU's in my racing drones but it is still really cool seeing it used this way. Major Components from BOM: U1 FPGA: ICE40UP5K-SG48ITR50 U2 Flash - NOR Memory IC (16MB): W25Q16JVSNIQ U3 LDO Voltage Regulator (1.2A): LDL1117S33R U4 LDO Voltage Regulator (250mA) U5 Microcontroller: STM32F070C6Tx U6 Wireless Module (802.11 b/g/n): ESP32-SOLO-1 X1 Standard Clock Oscillators: SG-5032CAN Y1 SMD GLASS CRYSTAL: 7A-8.000MAAE-T
  • Create New...

Important Information

Please review our Terms of Use